


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [All](#)

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((junction capacitance<and>linear approximation)<and>mosfet<in>metadata)"

Your search matched 3 of 1229994 documents.

☐ e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)
[New Search](#)

Modify Search


☐ Check to search only within this results set

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Display Format:



Citation



Citation & Abstract

Select Article Information



1. Analytical transient response and propagation delay evaluation of the CMOS inverter for sh
Bisdounis, L.; Nikolaidis, S.; Koufopavlou, O.;
Solid-State Circuits, IEEE Journal of
Volume 33, Issue 2, Feb. 1998 Page(s):302 - 306
Digital Object Identifier 10.1109/4.658636

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(228 KB) IEEE JNL


2. An analytical model for current, delay, and power analysis of submicron CMOS logic circuits
Hamoui, A.A.; Rumin, N.C.;
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circ
Express Briefs, IEEE Transactions on]
Volume 47, Issue 10, Oct. 2000 Page(s):999 - 1007
Digital Object Identifier 10.1109/82.877142

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(216 KB) IEEE JNL


3. Piece-wise linear approximation of MOS nonlinear junction capacitance in high-frequency ci
design
Ma, S.W.; Hei Wong; Ho, C.K.;
Electron Devices and Solid-State Circuits, 2003 IEEE Conference on
16-18 Dec. 2003 Page(s):233 - 236
Digital Object Identifier 10.1109/EDSSC.2003.1283521

[AbstractPlus](#) | Full Text: [PDF](#)(296 KB) IEEE CNF

 Indexed by
[Help](#) | [Contact Us](#) | [Privac](#)

© Copyright 2005 IE



Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "(capacitance<and>linear approximation)<and>mosfet"

Your search matched 152 of 1229994 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

☐ e-mail

» Search Options

[View Session History](#)
[New Search](#)

Modify Search



Check to search only within this results set

Display Format:



Citation



Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select

Article Information

View: 1-25 |;



1. An analytical model for current, delay, and power analysis of submicron CMOS logic circuits: Hamoui, A.A.; Rumin, N.C.; Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circ Express Briefs, IEEE Transactions on] Volume 47, Issue 10, Oct. 2000 Page(s):999 - 1007 Digital Object Identifier 10.1109/82.877142

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(216 KB) IEEE JNL


2. A high accuracy power MOSFET SPICE behavioral macromodel including the device self-heating operating area simulation Maxim, A.; Maxim, G.; Applied Power Electronics Conference and Exposition, 1999. APEC '99. Fourteenth Annual Volume 1, 14-18 March 1999 Page(s):177 - 183 vol.1 Digital Object Identifier 10.1109/APEC.1999.749507

[AbstractPlus](#) | Full Text: [PDF](#)(724 KB) IEEE CNF


3. 1997 Combined Index Microwave Theory and Techniques, IEEE Transactions on Volume 45, Issue 12, Part 2, Dec. 1997 Page(s):2555 - 2664 Digital Object Identifier 10.1109/TMTT.1997.643873

[AbstractPlus](#) | Full Text: [PDF](#)(4824 KB) IEEE JNL


4. Subject Index Industry Applications, IEEE Transactions on Volume 34, Issue 6, Nov.-Dec. 1998 Page(s):43 - 123 Digital Object Identifier 10.1109/TIA.1998.739033

[AbstractPlus](#) | Full Text: [PDF](#)(888 KB) IEEE JNL


5. 1998 Index IEE Journal Of Solid-state Circuits Vol. 33 Solid-State Circuits, IEEE Journal of Volume 33, Issue 12, Dec. 1998 Page(s):0_5 - 0_41 Digital Object Identifier 10.1109/JSSC.1998.735713

[AbstractPlus](#) | Full Text: [PDF](#)(632 KB) IEEE JNL


6. 1998 Index Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circ Regular Papers, IEEE Transactions on]

Volume 45, Issue 12, Dec. 1998 Page(s):1261 - 1280

Digital Object Identifier 10.1109/TCSI.1998.736560

[AbstractPlus](#) | Full Text: [PDF](#)(372 KB) IEEE JNL



7. **A new technique to extract channel mobility in submicron MOSFETs using inversion charge measured S-parameters**

Seongheam Lee; Hyun Kyu Yu;

Electron Devices, IEEE Transactions on

Volume 48, Issue 4, April 2001 Page(s):784 - 788

Digital Object Identifier 10.1109/16.915726

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(128 KB) IEEE JNL



8. **Statistical modeling for efficient parametric yield estimation of MOS VLSI circuits**

Cox, P.; Ping Yang; Mahant-Shetti, S.S.; Chatterjee, P.;

Electron Devices, IEEE Transactions on

Volume 32, Issue 2, Feb 1985 Page(s):471 - 478

[AbstractPlus](#) | Full Text: [PDF](#)(760 KB) IEEE JNL



9. **Statistical Modeling for Efficient Parametric Yield Estimation of MOS VLSI Circuits**

Cox, P.; Ping Yang; Mahant-Shetti, S.S.; Chatterjee, P.;

Solid-State Circuits, IEEE Journal of

Volume 20, Issue 1, Feb 1985 Page(s):391 - 398

[AbstractPlus](#) | Full Text: [PDF](#)(1240 KB) IEEE JNL



10. **Modeling the transistor chain operation in CMOS gates for short channel devices**

Nikolaïdis, S.; Chatzigeorgiou, A.;

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circ Regular Papers, IEEE Transactions on]

Volume 46, Issue 10, Oct. 1999 Page(s):1191 - 1202

Digital Object Identifier 10.1109/81.795832

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(324 KB) IEEE JNL



11. **Universal CMOS current-mode analog function synthesizer**

Taher Abuelma'atti, M.;

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circ Regular Papers, IEEE Transactions on]

Volume 49, Issue 10, Oct. 2002 Page(s):1468 - 1474

Digital Object Identifier 10.1109/TCSI.2002.803356

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(358 KB) IEEE JNL



12. **A simple yet comprehensive unified physical model of the 2D electron gas in delta-doped ar high electron mobility transistors**

Karmalkar, S.; Ramesh, G.;

Electron Devices, IEEE Transactions on

Volume 47, Issue 1, Jan. 2000 Page(s):11 - 23

Digital Object Identifier 10.1109/16.817562

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(384 KB) IEEE JNL



13. **A simplified model to predict the linear temperature coefficient of a CMOS inverter's delay ti**

Chang, L.; Khoa Vo; Berg, J.;

Electron Devices, IEEE Transactions on

Volume 34, Issue 8, Aug 1987 Page(s):1834 - 1837

[AbstractPlus](#) | Full Text: [PDF](#)(440 KB) IEEE JNL



14. **Back cover**

Proceedings of the IEEE

Volume 65, Issue 12, Dec. 1977 Page(s):c4 - c4

Full Text: [PDF\(3833 KB\)](#) IEEE JNL



- 15. Analytical transient response and propagation delay evaluation of the CMOS inverter for sh**
Bisdounis, L.; Nikolaidis, S.; Koufopavlou, O.;
Solid-State Circuits, IEEE Journal of
Volume 33, Issue 2, Feb. 1998 Page(s):302 - 306
Digital Object Identifier 10.1109/4.658636

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(228 KB\)](#) IEEE JNL



- 16. Short-circuit energy dissipation modeling for submicrometer CMOS gates**
Bisdounis, L.; Koufopavlou, O.;
Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circ
Regular Papers, IEEE Transactions on]
Volume 47, Issue 9, Sept. 2000 Page(s):1350 - 1361
Digital Object Identifier 10.1109/81.883330

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(280 KB\)](#) IEEE JNL



- 17. 2004 Index**
Circuits and Systems I: Regular Papers, IEEE Transactions on [see also Circuits and Systems I: Fu
and Applications, IEEE Transactions on]
Volume 51, Issue 12, Dec 2004 Page(s):2520 - 2554
Digital Object Identifier 10.1109/TCSI.2004.1365645

Full Text: [PDF\(280 KB\)](#) IEEE JNL



- 18. Parametric yield estimation for a MOSFET integrated circuit**
Berrah, C.M.;
Circuits and Systems, 1990., IEEE International Symposium on
1-3 May 1990 Page(s):2260 - 2263 vol.3
Digital Object Identifier 10.1109/ISCAS.1990.112458

[AbstractPlus](#) | Full Text: [PDF\(372 KB\)](#) IEEE CNF



- 19. Analysis of communication circuits based on multidimensional Fourier transformation**
Yamagami, Y.; Nishio, Y.; Ushida, A.; Takahashi, M.; Ogawa, K.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 18, Issue 8, Aug. 1999 Page(s):1165 - 1177
Digital Object Identifier 10.1109/43.775635

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(396 KB\)](#) IEEE JNL



- 20. Parameter determination for modeling system transients-Part VII: Semiconductors**
Johnson, B.; Hess, H.; Martinez, J.A.;
Power Delivery, IEEE Transactions on
Volume 20, Issue 3, July 2005 Page(s):2086 - 2094
Digital Object Identifier 10.1109/TPWRD.2005.848764

[AbstractPlus](#) | Full Text: [PDF\(224 KB\)](#) IEEE JNL



- 21. Current—Voltage and capacitance—Voltage characteristics of modulation-doped field-effect**
Kwyro Lee; Shur, M.S.; Drummond, T.J.; Morkoc, H.;
Electron Devices, IEEE Transactions on
Volume 30, Issue 3, Mar 1983 Page(s):207 - 212

[AbstractPlus](#) | Full Text: [PDF\(600 KB\)](#) IEEE JNL



- 22. Analysis of noise margin and speed of GaAs MESFET DCFL using UM-SPICE**
Hyun, C.H.; Shur, M.S.; Peczalski, A.;
Electron Devices, IEEE Transactions on
Volume 33, Issue 10, Oct 1986 Page(s):1421 - 1426

[AbstractPlus](#) | Full Text: [PDF\(592 KB\)](#) IEEE JNL

**23. Back cover**

Proceedings of the IEEE

Volume 55, Issue 12, Dec. 1967 Page(s):c4 - c4

Full Text: [PDF\(8270 KB\)](#) IEEE JNL**24. 1997 Index IEEE Transactions on Electron Devices**

Electron Devices, IEEE Transactions on

Volume 44, Issue 12, Dec. 1997 Page(s):1 - 47

Digital Object Identifier 10.1109/TED.1997.644674

[AbstractPlus](#) | Full Text: [PDF\(2060 KB\)](#) IEEE JNL**25. 1997 Index IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applcati**

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on Regular Papers, IEEE Transactions on]

Volume 44, Issue 12, Dec. 1997 Page(s):1 - 20

Digital Object Identifier 10.1109/TCSI.1997.645572

[AbstractPlus](#) | Full Text: [PDF\(808 KB\)](#) IEEE JNL

View: 1-25 |;

[Help](#) [Contact Us](#) [Privac](#)

© Copyright 2005 IE

Indexed by
 Inspec


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "(capacitance<and>linear approximation)<and>mosfet"

Your search matched 152 of 1229994 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

e-mail

» Search Options

[View Session History](#)
[New Search](#)

Modify Search


☐ Check to search only within this results set

Display Format:



Citation



Citation & Abstract

» Key

IEEE JNL	IEEE Journal or Magazine
IEE JNL	IEE Journal or Magazine
IEEE CNF	IEEE Conference Proceeding
IEE CNF	IEE Conference Proceeding
IEEE STD	IEEE Standard

Select Article Information

View: 1-25 |;



1. An analytical model for current, delay, and power analysis of submicron CMOS logic circuit: Hamoui, A.A.; Rumin, N.C.; Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circ Express Briefs, IEEE Transactions on] Volume 47, Issue 10, Oct. 2000 Page(s):999 - 1007 Digital Object Identifier 10.1109/82.877142

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(216 KB) IEEE JNL


2. A high accuracy power MOSFET SPICE behavioral macromodel including the device self-he operating area simulation Maxim, A.; Maxim, G.; Applied Power Electronics Conference and Exposition, 1999. APEC '99. Fourteenth Annual Volume 1, 14-18 March 1999 Page(s):177 - 183 vol.1 Digital Object Identifier 10.1109/APEC.1999.749507

[AbstractPlus](#) | Full Text: [PDF](#)(724 KB) IEEE CNF


3. 1997 Combined Index Microwave Theory and Techniques, IEEE Transactions on Volume 45, Issue 12, Part 2, Dec. 1997 Page(s):2555 - 2664 Digital Object Identifier 10.1109/TMTT.1997.643873

[AbstractPlus](#) | Full Text: [PDF](#)(4824 KB) IEEE JNL


4. Subject Index Industry Applications, IEEE Transactions on Volume 34, Issue 6, Nov.-Dec. 1998 Page(s):43 - 123 Digital Object Identifier 10.1109/TIA.1998.739033

[AbstractPlus](#) | Full Text: [PDF](#)(888 KB) IEEE JNL


5. 1998 Index IEE Journal Of Solid-state Circuits Vol. 33 Solid-State Circuits, IEEE Journal of Volume 33, Issue 12, Dec. 1998 Page(s):0_5 - 0_41 Digital Object Identifier 10.1109/JSSC.1998.735713

[AbstractPlus](#) | Full Text: [PDF](#)(632 KB) IEEE JNL


6. 1998 Index Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circ Regular Papers, IEEE Transactions on]

Volume 45, Issue 12, Dec. 1998 Page(s):1261 - 1280
Digital Object Identifier 10.1109/TCSI.1998.736560

[AbstractPlus](#) | Full Text: [PDF\(372 KB\)](#) IEEE JNL



7. A new technique to extract channel mobility in submicron MOSFETs using inversion charge measured S-parameters

Seongheam Lee; Hyun Kyu Yu;

Electron Devices, IEEE Transactions on

Volume 48, Issue 4, April 2001 Page(s):784 - 788

Digital Object Identifier 10.1109/16.915726

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(128 KB\)](#) IEEE JNL



8. Statistical modeling for efficient parametric yield estimation of MOS VLSI circuits

Cox, P.; Ping Yang; Mahant-Shetti, S.S.; Chatterjee, P.;

Electron Devices, IEEE Transactions on

Volume 32, Issue 2, Feb 1985 Page(s):471 - 478

[AbstractPlus](#) | Full Text: [PDF\(760 KB\)](#) IEEE JNL



9. Statistical Modeling for Efficient Parametric Yield Estimation of MOS VLSI Circuits

Cox, P.; Ping Yang; Mahant-Shetti, S.S.; Chatterjee, P.;

Solid-State Circuits, IEEE Journal of

Volume 20, Issue 1, Feb 1985 Page(s):391 - 398

[AbstractPlus](#) | Full Text: [PDF\(1240 KB\)](#) IEEE JNL



10. Modeling the transistor chain operation in CMOS gates for short channel devices

Nikolaïdis, S.; Chatzigeorgiou, A.;

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circ Regular Papers, IEEE Transactions on]

Volume 46, Issue 10, Oct. 1999 Page(s):1191 - 1202

Digital Object Identifier 10.1109/81.795832

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(324 KB\)](#) IEEE JNL



11. Universal CMOS current-mode analog function synthesizer

Taher Abuelma'atti, M.;

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circ Regular Papers, IEEE Transactions on]

Volume 49, Issue 10, Oct. 2002 Page(s):1468 - 1474

Digital Object Identifier 10.1109/TCSI.2002.803356

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(358 KB\)](#) IEEE JNL



12. A simple yet comprehensive unified physical model of the 2D electron gas in delta-doped ar high electron mobility transistors

Karmalkar, S.; Ramesh, G.;

Electron Devices, IEEE Transactions on

Volume 47, Issue 1, Jan. 2000 Page(s):11 - 23

Digital Object Identifier 10.1109/16.817562

[AbstractPlus](#) | [References](#) | Full Text: [PDF\(384 KB\)](#) IEEE JNL



13. A simplified model to predict the linear temperature coefficient of a CMOS inverter's delay ti

Chang, L.; Khoa Vo; Berg, J.;

Electron Devices, IEEE Transactions on

Volume 34, Issue 8, Aug 1987 Page(s):1834 - 1837

[AbstractPlus](#) | Full Text: [PDF\(440 KB\)](#) IEEE JNL











14. Back cover

Proceedings of the IEEE

Volume 65, Issue 12, Dec. 1977 Page(s):c4 - c4

Full Text: [PDF\(3833 KB\)](#) IEEE JNL

-  15. Analytical transient response and propagation delay evaluation of the CMOS inverter for sh
Bisdounis, L.; Nikolaidis, S.; Koufopavlou, O.;
Solid-State Circuits, IEEE Journal of
Volume 33, Issue 2, Feb. 1998 Page(s):302 - 306
Digital Object Identifier 10.1109/4.658636
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(228 KB\)](#) IEEE JNL
-  16. Short-circuit energy dissipation modeling for submicrometer CMOS gates
Bisdounis, L.; Koufopavlou, O.;
Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circ
Regular Papers, IEEE Transactions on]
Volume 47, Issue 9, Sept. 2000 Page(s):1350 - 1361
Digital Object Identifier 10.1109/81.883330
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(280 KB\)](#) IEEE JNL
-  17. 2004 Index
Circuits and Systems I: Regular Papers, IEEE Transactions on [see also Circuits and Systems I: Fu
and Applications, IEEE Transactions on]
Volume 51, Issue 12, Dec 2004 Page(s):2520 - 2554
Digital Object Identifier 10.1109/TCSI.2004.1365645
Full Text: [PDF\(280 KB\)](#) IEEE JNL
-  18. Parametric yield estimation for a MOSFET integrated circuit
Berrah, C.M.;
Circuits and Systems, 1990., IEEE International Symposium on
1-3 May 1990 Page(s):2260 - 2263 vol.3
Digital Object Identifier 10.1109/ISCAS.1990.112458
[AbstractPlus](#) | Full Text: [PDF\(372 KB\)](#) IEEE CNF
-  19. Analysis of communication circuits based on multidimensional Fourier transformation
Yamagami, Y.; Nishio, Y.; Ushida, A.; Takahashi, M.; Ogawa, K.;
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
Volume 18, Issue 8, Aug. 1999 Page(s):1165 - 1177
Digital Object Identifier 10.1109/43.775635
[AbstractPlus](#) | [References](#) | Full Text: [PDF\(396 KB\)](#) IEEE JNL
-  20. Parameter determination for modeling system transients-Part VII: Semiconductors
Johnson, B.; Hess, H.; Martinez, J.A.;
Power Delivery, IEEE Transactions on
Volume 20, Issue 3, July 2005 Page(s):2086 - 2094
Digital Object Identifier 10.1109/TPWRD.2005.848764
[AbstractPlus](#) | Full Text: [PDF\(224 KB\)](#) IEEE JNL
-  21. Current—Voltage and capacitance—Voltage characteristics of modulation-doped field-effect
Kwyro Lee; Shur, M.S.; Drummond, T.J.; Morkoc, H.;
Electron Devices, IEEE Transactions on
Volume 30, Issue 3, Mar 1983 Page(s):207 - 212
[AbstractPlus](#) | Full Text: [PDF\(600 KB\)](#) IEEE JNL
-  22. Analysis of noise margin and speed of GaAs MESFET DCFL using UM-SPICE
Hyun, C.H.; Shur, M.S.; Peczalski, A.;
Electron Devices, IEEE Transactions on
Volume 33, Issue 10, Oct 1986 Page(s):1421 - 1426
[AbstractPlus](#) | Full Text: [PDF\(592 KB\)](#) IEEE JNL

**23. Back cover**

Proceedings of the IEEE

Volume 55, Issue 12, Dec. 1967 Page(s):c4 - c4

Full Text: [PDF](#)(8270 KB) IEEE JNL**24. 1997 Index IEEE Transactions on Electron Devices**

Electron Devices, IEEE Transactions on

Volume 44, Issue 12, Dec. 1997 Page(s):1 - 47

Digital Object Identifier 10.1109/TED.1997.644674

[AbstractPlus](#) | Full Text: [PDF](#)(2060 KB) IEEE JNL**25. 1997 Index IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applicati**Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circ
Regular Papers, IEEE Transactions on]

Volume 44, Issue 12, Dec. 1997 Page(s):1 - 20

Digital Object Identifier 10.1109/TCSI.1997.645572

[AbstractPlus](#) | Full Text: [PDF](#)(808 KB) IEEE JNL

View: 1-25 |;

Indexed by
 Inspec[Help](#) [Contact Us](#) [Privacy](#)

© Copyright 2005 IE


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [All](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "((junction capacitance<and>linear approximation)<and>mosfet<in>metadata)"

Your search matched 3 of 1229994 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

[e-mail](#)

» Search Options

[View Session History](#)[New Search](#)

Modify Search

((junction capacitance<and>linear approximation)<and>mosfet<in>metadata)

☐ Check to search only within this results set

Display Format:



Citation



Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Select Article Information



1. Analytical transient response and propagation delay evaluation of the CMOS inverter for sh
Bisdounis, L.; Nikolaidis, S.; Koufopavlou, O.;
Solid-State Circuits, IEEE Journal of
Volume 33, Issue 2, Feb. 1998 Page(s):302 - 306
Digital Object Identifier 10.1109/4.658636

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(228 KB) IEEE JNL

2. An analytical model for current, delay, and power analysis of submicron CMOS logic circuits
Hamoui, A.A.; Rumin, N.C.;
Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circ
Express Briefs, IEEE Transactions on]
Volume 47, Issue 10, Oct. 2000 Page(s):999 - 1007
Digital Object Identifier 10.1109/82.877142

[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(216 KB) IEEE JNL

3. Piece-wise linear approximation of MOS nonlinear junction capacitance in high-frequency ci
design
Ma, S.W.; Hei Wong; Ho, C.K.;
Electron Devices and Solid-State Circuits, 2003 IEEE Conference on
16-18 Dec. 2003 Page(s):233 - 236
Digital Object Identifier 10.1109/EDSSC.2003.1283521

[AbstractPlus](#) | Full Text: [PDF](#)(296 KB) IEEE CNFIndexed by
 Inspec[Help](#) | [Contact Us](#) | [Privac](#)

© Copyright 2005 IE


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alt](#)

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((mosfet parasitic)<in>metadata)"

Your search matched 3 of 1229994 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

☒ e-mail

» Search Options

[View Session History](#)
[New Search](#)

Modify Search



Check to search only within this results set

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Display Format:



Citation



Citation & Abstract

Select Article Information



1. High-frequency AC hot-carrier degradation in CMOS circuits

Vei-Han Chan; Kopley, T.E.; Marcoux, P.; Chung, J.E.;

Electron Devices Meeting, 1994. Technical Digest., International

11-14 Dec. 1994 Page(s):299 - 302

Digital Object Identifier 10.1109/IEDM.1994.383408

[AbstractPlus](#) | Full Text: [PDF](#)(260 KB) IEEE CNF


2. Extraction of the main current components of floating-body partially-depleted SOI devices

Fenouillet-Beranger, C.; Raynaud, C.; Faynot, O.; Grouillet, A.; Du Port de Pontcharra, J.; Tabone,

SOI Conference, 2000 IEEE International

2-5 Oct. 2000 Page(s):70 - 71

Digital Object Identifier 10.1109/SOI.2000.892774

[AbstractPlus](#) | Full Text: [PDF](#)(116 KB) IEEE CNF


3. Modeling and stability analysis of a DC power system with solid state power controllers

Panov, Y.V.; Lee, F.C.;

Applied Power Electronics Conference and Exposition, 1996. APEC '96. Conference Proceedings Annual

Volume 2, 3-7 March 1996 Page(s):685 - 691 vol.2

Digital Object Identifier 10.1109/APEC.1996.500514

[AbstractPlus](#) | Full Text: [PDF](#)(560 KB) IEEE CNF

 Indexed by
[Help](#) [Contact Us](#) [Privac](#)

© Copyright 2005 IE


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [All](#)

Welcome United States Patent and Trademark Office

☐ Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((mos parasitic)<in>metadata)"

Your search matched 3 of 1229994 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

☐ e-mail

» Search Options

[View Session History](#)
[New Search](#)

Modify Search



Check to search only within this results set

Display Format:



Citation



Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEE JNL IEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEE CNF IEE Conference Proceeding

IEEE STD IEEE Standard

Select Article Information



1. Linearization techniques for nth-order sensor models in MOS VLSI technology

Khachab, N.I.; Ismail, M.;

Circuits and Systems, IEEE Transactions on

Volume 38, Issue 12, Dec. 1991 Page(s):1439 - 1450

Digital Object Identifier 10.1109/31.108498

[AbstractPlus](#) | Full Text: [PDF](#)(880 KB) IEEE JNL


2. Layout design considerations in MOS continuous-time integrated filters

Smith, S.; Ismail, M.; Chung-Chih Hung; Shu-Chuan Huang;

Circuits and Systems, 1994. APCCAS '94., 1994 IEEE Asia-Pacific Conference on

5-8 Dec. 1994 Page(s):300 - 305

Digital Object Identifier 10.1109/APCCAS.1994.514566

[AbstractPlus](#) | Full Text: [PDF](#)(488 KB) IEEE CNF


3. Finite GB and MOS parasitic capacitance effects in a class of MOSFET-C filters

Ismail, M.; Kim, D.Y.; Shin, H.K.;

Circuits and Systems, 1990., Proceedings of the 33rd Midwest Symposium on

12-14 Aug. 1990 Page(s):938 - 941 vol.2

Digital Object Identifier 10.1109/MWSCAS.1990.140877

[AbstractPlus](#) | Full Text: [PDF](#)(196 KB) IEEE CNF

[Help](#) | [Contact Us](#) | [Privac](#)

© Copyright 2005 IE

 Indexed by